

1 (1) TITLE

2 COMMON-MODE FEEDBACK CIRCUIT

3 (2) CROSS-REFERENCE TO RELATED APPLICATIONS

4 Not applicable.

5 (3) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR
6 DEVELOPMENT

7 Not applicable.

8 (4) REFERENCE TO AN APPENDIX

9 Not applicable.

10 (5) BACKGROUND

11 TECHNICAL FIELD

12 [0001] The technology described herein is generally related to the field of
13 integrated circuits ("IC") and, more particularly to operational amplifier circuits.

14 DESCRIPTION OF RELATED ART

15 [0002] Two-stage complementary-metal-oxide-silicon ("CMOS") operational
16 amplifier ("op-amp") circuits are ubiquitous in electronic circuit design, providing
17 relatively high voltage gain, very high input impedance, very low output impedance,
18 and good rejection of common-mode signals (two signal voltages of the same phase,
19 frequency and amplitude on the inputs). One class of CMOS op-amp circuits has a
20 differential input and a single output. FIGURE 1A (Prior Art) illustrates a basic, two-
21 stage, differential op-amp. In CMOS IC implementations, two or more differential

1 amplifier stages are used where the gain of each stage is frequency dependent; the
2 response of a multistage op-amp is a composite of the individual responses of the
3 internal stages.

4 [0003] One problem with two-stage CMOS op-amp circuits is an inability to
5 both source and sink a large current to the output. For example, consider a CMOS
6 op-amp where the first stage, input, devices are p-channel metal-oxide-silicon field-
7 effect-transistors ("MOSFET") and the second stage consists of a p-channel pull-up
8 device that provides a constant bias current and an n-channel pull-down device in a
9 common-source gain configuration. As such, the current that can be sourced from
10 the positive power supply to the output is limited to the bias current in the p-channel
11 device. The current that can be sunk from the output to the negative power supply
12 (or ground) is greater, due to the gain of the common-source configuration.

13 Conversely, an op-amp with n-channel inputs can source large currents but can only
14 sink up to the bias current in the output stage. In general it is undesirable to
15 increase the output current capability by increasing the bias currents as that would
16 lead to large standby mode power dissipation.

17 [0004] Common-mode feedback has been used in an operational amplifier
18 having differential inputs and differential outputs wherein a predetermined common-
19 mode output voltage independent of common-mode input voltage and input voltage
20 variation is provided. U.S. Pat. No. 4,573,020, Feb. 25, 1886, by Whatley, for a
21 FULLY DIFFERENTIAL OPERATIONAL AMPLIFIER WITH D.C. COMMON-MODE

1 FEEDBACK, uses D.C. common-mode feedback to provide a common-mode output
2 voltage of the differential operational amplifier.

3 (6) BRIEF SUMMARY

4 [0005] The present invention generally provides for an improved, common-
5 mode feedback circuit.

6 [0006] The foregoing summary is not intended to be inclusive of all aspects,
7 objects, advantages and features of the present invention nor should any limitation
8 on the scope of the invention be implied therefrom. This Brief Summary is provided
9 in accordance with the mandate of 37 C.F.R. 1.73 and M.P.E.P. 608.01(d) merely to
10 apprise the public, and more especially those interested in the particular art to which
11 the invention relates, of the nature of the invention in order to be of assistance in
12 aiding ready understanding of the patent in future searches.

13 (7) BRIEF DESCRIPTION OF THE DRAWINGS

14 [0007] FIGURE 1A (PRIOR ART) is a schematic block diagram of a two-stage
15 differential amplifier.

16 [0008] FIGURE 1B is an electrical circuit diagram of an exemplary
17 implementation of a two-stage differential amplifier employing the present invention.

18 [0009] FIGURE 2 is an exemplary embodiment of a common-mode feedback
19 device in accordance with the present invention as may be employed in a two-stage
20 differential amplifier as shown in FIGURE 1B.

21 [0010] Like reference designations represent like features throughout the

drawings. The drawings in this specification should be understood as not being drawn to scale unless specifically annotated as such.

(8) DETAILED DESCRIPTION

[0011] The op-amp in its basic form typically consists of two or more differential amplifier stages. Using conventional symbols, FIGURE 1A (Prior Art) shows a two-stage op-amp. The first stage, "STAGE 1," is a fully-differential amplifier OP-AMP 1, having two inputs, a non-inverting input "+Vin₁," an inverting input "-Vin₁," and respective outputs "+Vout₁," "-Vout₁," and a common-mode feedback device "CMFBD." The second stage, "STAGE 2," OP-AMP 2, has inputs "+Vin₂," "-Vin₂" connected respectively to the outputs +Vout₁, -Vout₁ of STAGE 1 and a single output "Vout."

[0012] FIGURE 1B is a schematic diagram of an exemplary BiCMOS embodiment for a circuit implementing a two-stage op-amp device incorporating a common-mode feedback device to be described in depth with respect to FIGURE 2 hereinafter. This is a type of exemplary two-stage differential amplifier that is able to both source and sink a large current at its output OUT 102. This exemplary circuit 100 is a folded-cascode, fully-differential input stage class op-amp followed by a push-pull, single-ended output stage class op-amp. It will be noted by those skilled in the art that a pair of bipolar input transistors Q1, Q2 form the differential pair input stage. Four MOSFETs M1, M2, M3, and M8 establish bias currents. Resistors R5 and R6 provide a load for the input transistors Q1, Q2. A pair of MOSFETs M9, M10

1 are cascode devices. A pair of MOSFETs M5, M6 provide an active load for the
2 output. The differential output signals V1(+), V2(-) of the differential input stage are
3 at the drain terminals of the active load MOSFETs M5, M6 respectively. The push-
4 pull single-ended output stage comprises a first pair of MOSFETs M7, M12. A
5 second pair of MOSFETs M4, M11 mirror the output signal at the drain of MOSFET
6 M5 around to the gate of MOSFET M12.

7 [0013] As the first stage is a fully-differential op-amp in that both the input and
8 output signals are differential, a CMFB device HB1 is required on the first stage
9 output to set the DC level of the outputs to be at a reference voltage potential
10 between the two power supply rails 201, 203 potentials, e.g., a VDD potential and
11 ground, GND, (or other secondary supply potential depending on the
12 implementation) when a differential voltage is applied to the inputs of STAGE 1.

13 [0014] An improved common-mode feedback circuit HB1 which may be
14 employed with the circuit 100 of FIGURE 1B is shown in FIGURE 2. FIGURE 2
15 illustrates an exemplary implementation of a common-mode feedback circuit device,
16 CMFC/HB1 200, in accordance with the present invention that has significant
17 advantages over known manner CMFBD circuits such as shown by Whatley, *supra*.
18 Reference to both FIGURES is made in the following detailed description of an
19 exemplary structure of the present invention.

20 [0015] In the CMFC/HB1 200, first pair of n-channel MOSFETs M21, M23
21 receives the differential output voltages V1, V2 (see also FIGURE 1A, "+Vout1," "-

1 Vout2") from the first stage of the amplifier 100 at respective CMFC input terminal
2 ports 202, 204. MOSFET M21 has a gate region 21G connected to the CMFC input
3 terminal port 202 for receiving the first output voltage V1 of the amplifier 100 first
4 stage, FIGURE 1B. MOSFET M21 has a drain region 21D connected by a CMFC
5 input terminal port 201' to one power supply rail 201, GND, of the amplifier 100. The
6 source 21S of MOSFET M21 is connected to the source 23S of the second MOSFET
7 M23. The gate 23G of MOSFET M23 is connected to the CMFC input terminal port
8 204 and thus to the second output voltage V2 of the first stage of the amplifier 100.
9 The drain 23D of MOSFET M23 is connected to the power supply rail 201, GND.

10 [0016] A third input terminal port 203' to the CMFB 200 supplies power supply
11 voltage VDD from power supply rail 203 to the CMFB through a second pair of n-
12 channel MOSFETs M25, M26 by being connected to and thereby biasing the
13 respective source regions 25S, 26S. The gate regions 25G, 26G are connected to
14 each other and to the drain region 26D of MOSFET M26. The drain region 25D of
15 MOSFET M25 is connected to the source regions 21S, 23S of the V1-V2 receiving
16 MOSFETs M21, M23, respectively.

17 [0017] A third pair of MOSFETs M22, M24 provide a CMFB output level
18 "Vcmo" as DC common-mode feedback to the amplifier 100 via its first stage
19 MOSFET M6. A n-channel MOSFET M22 has its source region 22S connected to
20 the source regions 21S, 23S of the V1/V2 input MOSFETs M21, M23, respectively.
21 MOSFET M22 has a body region connected to the body regions of MOSFETs M21

1 and M23. Note that in this particular implementation, the substrate is p-type and p-
2 channel FETs are formed in an n-well body region. While the exemplary
3 embodiment(s) described herein is illustrative of using semiconductor devices
4 having a specific transistor polarity implementation, it will be recognized by those
5 skilled in the art that an implementation of reverse polarity devices can be made. No
6 limitation on the scope of the invention is intended by the exemplary embodiment(s)
7 and none should be implied therefrom. The drain region 22D of MOSFET M22 is
8 gate coupled. The drain region 22D of MOSFET M22 is also connected to the drain
9 region 24D and gate 24G of a p-channel 24S of MOSFET M24 is connected to the
10 GND rail 201. The gate region 24G is connected to the drain region 24D and V_{cmo}
11 output.

12 [0018] Compared to devices such as taught by Whatley, this exemplary
13 common-mode feedback device of the present invention eliminates several devices,
14 combines others, and reduces the total power supply current required for operation
15 while still providing a DC common-mode output voltage V_{cmo} for the over all op-amp
16 (FIGURE 1B) functionality at the necessary level for operation of its push-pull output
17 stage.

18 [0019] Referring again to both FIGURES 1B and 2, operation of the present
19 invention will be described. Assume initially that the amplifier 100 is in a
20 steady-state condition with no differential signal applied. In this case, a CMFC/HB1
21 200 will also be in a steady-state condition; currents through transistors M21, M22

1 and M23 are matched according to their geometric size ratios.

2 [0020] For example, when transistors M21, M22 and M23 are substantially
3 identical in size, if the drain current of transistor M21 is "I," then the drain current of
4 transistor M22, which is geometrically equal to two transistors identical to M21,
5 would be twice "I" or "2I." The drain current of transistor M23 would be "I," the same
6 as the current in transistor M21. Because of the well-known characteristics of FETs,
7 this will cause the gate-to-source voltage of the three FET devices M21, M22 and
8 M23 to be equal. With their source terminals 21S, 22S, 23S all connect to the same
9 node N20, the gate voltage of each FET M21, M22 and M23 will be equal. FET M22
10 therefore sets a reference voltage established by the gate-to-source voltage of FET
11 M24, and the CMFC HB1 input terminal ports 202, 204, voltages "V1" and "V2,"
12 respectively, will be forced to a voltage equal to this reference.

13 [0021] In a first stage of the CMFC HB1 200, the FET M26 is "diode-
14 connected." A common current source circuit - - not shown, but represented here as
15 an ideal current by symbol "I1" - - is connected to the drain 26D and gate 26G of
16 FET M26. The current source circuit is effectively a bias current which would be
17 known in the art to be established by any number of circuits such as a band gap
18 reference circuit. Current I1 pulls down on the gate 26G and drain 26D, establishing
19 a voltage on the gate that is a function of the current. FET M25 is a "mirror FET"
20 with the same connects of its gate 25G and source 25S as FET M26. Therefore, the
21 current out of the drain 25D of FET M25 will tend to be equal to the current in FET

1 M26 which is I1. Thus, a current I1' out of the drain 25D of FET M25 flows into the
2 node 207 connected to source regions M21S, M23 of HB1 second stage and source
3 region M22 of the HB1 third stage of the CMFC/HB1 200. Thus, the output of the first
4 stage is at a level such that it drives a common-source second stage. The third
5 stage FETs M22, M24 coupled to the second as described above thus provide the
6 proper aforementioned Vcmo output.

7 [0022] Now assume that this equilibrium state is disturbed by a differential
8 input signal +Vin1, -Vin2 to the amplifier 100. The voltage at CMFC/HB1 200 input
9 202 "V1" will, for example, decrease while the voltage at CMFC/HB1 200 input 204
10 "V2" will, for example, increase. As a result of these changes, the drain current in
11 FET M21 will increase and the drain current in FET M22 will decrease, but the
12 equilibrium point of the CMFC/HB1 200 is not affected. The circuit is still balanced
13 as long as the total current through FET M21 and FET M23, determined by summing
14 the individual drain current of each device, is equal to the drain current of FET M22.
15 In this case the common-mode feedback circuit does not affect the overall operation
16 of the amplifier 100.

17 [0023] Note that when a differential signal of the opposite polarity - - such that
18 the voltage at CMFC/HB1 200 input 202 "V1" increases and the voltage at
19 CMFC/HB1 200 input 204 "V2" decreases - - would also produce the same result.

20 [0024] If the equilibrium state is disturbed by a common-mode change such
21 that the voltage at CMFC/HB1 200 input 202 "V1" and the voltage at CMFC/HB1 200

1 input 204 "V2" both change in the same direction, then the feedback circuit will
2 operate to restore the amplifier 100 to equilibrium. For example, suppose that both
3 CMFC inputs 202, 204 "V1" and "V2," respectively, decrease in voltage. Transistors
4 M21 and M23 will attempt to increase the amount of current flowing through them.
5 Since the current available to the three FETs M21, M22 and M23 is fixed at "I1" by
6 the bias device M25, the increase in current through FETs M21 and M23 causes a
7 corresponding decrease in the current flowing through FET M22. This reduced
8 current causes the reference voltage "Vcmo" formed by the gate-to-source voltage of
9 device M24 to also decrease. The reference voltage "Vcmo" is then supplied to the
10 amplifier circuit 100 first stage through CMFC/HB1 200 output terminal port 206.

11 [0025] It can now be recognized that externally to the common-mode feedback
12 circuit 200, the amplifier 100 will respond in a known manner to the output "Vcmo" to
13 increase the voltages at input terminals 202 and 203 "V1" and "V2" respectively.
14 The CMFC/HB1 200 circuitry is brought back into equilibrium, where the current
15 through M21 and M23 is equal, and the current through M22 is twice that value.

16 [0026] The above analysis can be extended to the case where the
17 common-mode imbalance is caused by both CMFC inputs 202, 204 wherein "V1"
18 and "V2" are increasing in voltage.

19 [0027] It will be understood that while a two-stage amplifier has been used as
20 an exemplary embodiment, the concept can be readily adapted to implementations
21 having more stages.

1 [0028] Moreover, it will be understood by those skilled in the art that the
2 concept of the present invention can be readily adapted to implementations using
3 bipolar technology, BiCMOS technology, and the like integrated circuit design and
4 fabrication processes.

5 [0029] The foregoing Detailed Description of exemplary and preferred
6 embodiments is presented for purposes of illustration and disclosure in accordance
7 with the requirements of the law. It is not intended to be exhaustive nor to limit the
8 invention to the precise form(s) described, but only to enable others skilled in the art
9 to understand how the invention may be suited for a particular use or
10 implementation. The possibility of modifications and variations will be apparent to
11 practitioners skilled in the art. For example, while the exemplary embodiment(s)
12 described herein is illustrative of using semiconductor devices having a specific
13 transistor polarity implementation, it will be recognized by those skilled in the art that
14 an implementation of reverse polarity devices can be made. No limitation on the
15 scope of the invention is intended by the exemplary embodiment(s) and none should
16 be implied therefrom. No limitation is intended by the description of exemplary
17 embodiments which may have included tolerances, feature dimensions, specific
18 operating conditions, engineering specifications, or the like, and which may vary
19 between implementations or with changes to the state of the art, and no limitation
20 should be implied therefrom. Applicant has made this disclosure with respect to the
21 current state of the art, but also contemplates advancements and that adaptations in

1 the future may take into consideration of those advancements, namely in accordance
2 with the then current state of the art. It is intended that the scope of the invention be
3 defined by the Claims as written and equivalents as applicable. Reference to a
4 claim element in the singular is not intended to mean "one and only one" unless
5 explicitly so stated. Moreover, no element, component, nor method or process step
6 in this disclosure is intended to be dedicated to the public regardless of whether the
7 element, component, or step is explicitly recited in the Claims. No claim element
8 herein is to be construed under the provisions of 35 U.S.C. Sec. 112, sixth
9 paragraph, unless the element is expressly recited using the phrase "means for. . ."
10 and no method or process step herein is to be construed under those provisions
11 unless the step, or steps, are expressly recited using the phrase "comprising the
12 step(s) of. . .". What is claimed is: